

NAME - Divyansh Joshi  
Reg No - 22BCE11364

Course → CSE2003 (Computer Architecture and Organisation)  
Dr. Anand Methani (C11+C12+C13)

### Q1) 1-Address instruction

- Memory: Efficient as only 1 address operand required
- Instruction: Shorter length due to single address length specification
- Speed: Slower as multiple instructions for complex
- Complexity: High, additional instructions req.

### 2-Address Instruction

- Memory: Moderate, as it overwrites one operand
- Instruction: Moderate, Both source & destination specified
- Speed: Moderate, fewer steps than one overwrites
- Complexity: Moderate, reduce intermediate steps but adds overwriting.

### 3 Address Instruction

- Memory usage  $\rightarrow$  High, needing space for 3 specified operand
- Instruction  $\rightarrow$  long, 2 sources and 1 destination Length specified
- Speed of  $\rightarrow$  fast, allow complex operation in execution four steps
- Code Complexity  $\rightarrow$  low, as each instruction is self contained and doesn't overwrite

| format     | Memory   | Instruction Length | Speed <del>slow</del> | Complex  |
|------------|----------|--------------------|-----------------------|----------|
| 1- Address | lowest   | Short              | Slower                | High     |
| 2          | moderate | Moderate           | moderate              | moderate |
| 3          | Highest  | longest            | fastest               | lowest   |

Q2) (part-a)

Given  $\rightarrow$  32 bit instruction, 98 instructions  
6 addressing modes

To determine constraints and bit allocation

opcode field (Instruction)  $\rightarrow$

$\hookrightarrow$  Min bit  $\log_2(98) \approx \underline{\underline{7 \text{ bits}}}$  ( $2^6 = 64$   
 $2^7 = 128$ )

$\hookrightarrow$  Allocate 7 bit to accommodate all 98 instructions

Mode field (Addressing)  $\rightarrow$

$\hookrightarrow$  Min bit  $\log_2(6) = 3 \text{ bit}$  ( $2^3 = 8$   
(nodes))

$\hookrightarrow$  Allocate 3-bit for addressing mode

Total  $\underline{\underline{7(\text{opcode}) + 3(\text{mode}) = 10 \text{ bits}}}$

remaining  $32 - 10 = 22 \text{ bits}$

•) 0-operand  $\rightarrow$  no additional bits (Nop eg)

•) 1-operand  $\rightarrow$  Allocate 22 bits (register or immediate)

•) 2-operand  $\rightarrow$  (eg Add)

option  $\rightarrow$  ① 11 bit / operand

② 14 bit for one, 8 for symmetric





3-operand instruction (eg Add wit 3 register)  
option  $\rightarrow$  ① 7-8 bit per operand

② 10 bit for 2 operand

③ Any other

this might limit the range but will support all operand within 32 bit

(Part 2)  $\rightarrow$

Addressing modes and their best Match

① Indirect Addressing (x)  $\rightarrow$  Pointer 2

$\hookrightarrow$  Dynamic Memory Access:

Reference memory location holding address

$\hookrightarrow$  flexibility:

Support Complex Data structure (Linked List)

Advantages

$\hookrightarrow$  Dynamic Data structure: facilitate creation and manipulation

$\hookrightarrow$  memory efficient: Reduce hard coded address.

- ② Immediate Addressing (X) - Best match with constants
- ↳ Direct operand Access: operand specified
  - ↳ Simplicity: Ideal for initializing variable with fix value

Advantages →

Speed: faster Access to constant  
 overhead: Embedding constants directly

- ③ Auto decrement Addressing (Z) - Best matched with loops (1)

- ↳ Efficient loop control: Automatic after each ~~decrement~~ operation
- ↳ Streamlined: Execution is smooth for Arrays and list

Advantage

- ↳ Code Compactness: fewer instructions

- ↳ Performance: Enhance exe speed in loops

| Addressing mode | Best Match |
|-----------------|------------|
| X               | Pointer    |
| Y               | Constant   |
| Z               | Loops      |

Q3) Converting Both no. to IEEE 754 32 bit

(1.5) first no.  $\rightarrow$

$\hookrightarrow$  Sign bit : 0 (+ve)

$\hookrightarrow$  Binary  $(1.5)_2 = (1.1)_2$

$\hookrightarrow$  normalized  $= (1.1)_2 = 1.1 \times 2^0$

$\hookrightarrow$  Exponent : ~~exp~~  $1 + \text{bias } (127) = 128$   
 $= 1,00,00,000_2$

$\hookrightarrow$  Mantissa  $100000 \dots 0$

fractional part after binary  
1 followed by 22 zeros to make 23 bit

0101111111 1000000000000000000000

(2.75) Second no.  $\rightarrow$

$\hookrightarrow$  Binary  $2.75 = (10.11)_2$

$\hookrightarrow$  normalize  $1.011 \times 2^1$

$\hookrightarrow$  sign bit 0 (+ve)

$\hookrightarrow$  Exponent  $1 + 127 = 128$  (10000000)

$\hookrightarrow$  Mantissa  $1.011 = 011$  followed by 20 zeros so 23 bit

0100000000 0110000000000000000000



Adding the mantissas

$$\begin{array}{r} 0110000000 \dots 0 \\ 0100000000 \dots 0 \\ \hline 10100 \text{ followed by } 18 \text{ zeros} \end{array}$$

normalized  $1.01 \times 2^2$

new Exponent  $\rightarrow 2 + 127 = 129$   
binary (10000001)

final result  $1.5 + 2.75 = 4.25$

$$01000000101000 \dots 00$$

↳ 21 zeros

This corresponds to the decimal value of  
4.25 after conversion back from IEEE format

④) (a)  $2K \times 16$

$$2K = 2 \times 1024 = 2048$$

$$\text{Bits / word} = 16$$

① Address =  $\log_2(2048) = 11$  address lines

② Input-output = 16 data lines

③ Memory Size  $\Rightarrow 2048 \times 16 = 32768$

$$\frac{32768}{8} = 4096 = \boxed{4KB}$$

(b)  $64K \times 8$

$$64 \times 1024 = 65536$$

$$\text{Bits / word} = 8$$

Address =  $\log_2(65536) = 16$

I/O data line = 8

Memory size  $\Rightarrow \frac{65536 \times 8}{8} = 524288$

$$\frac{524288}{8} = \boxed{64KB}$$



②  $16M \times 32$

$$16M \times 1024 \times 1024 = 16777216$$

Bits per word = 32

① Address lines  $\log_2(16777216) = 24$

② I/O data = 32 data lines

③ Memory Size =  $16777216 \times \frac{32^4}{81} = 67108864$   
 $= \boxed{64MB}$

①  $4G \times 64$

$$4G = 4 \times 1024 \times 1024 \times 1024 = 4294967296$$

Bits/word = 64

① Address line  $\Rightarrow \log_2(4294967296) = 32$

② I/O data = 64 data lines

③ Memory Size  $\Rightarrow \frac{4294967296 \times \frac{64^8}{81}}{81} = 34359738368$  bytes  
 $= \boxed{32GB}$

### Q5) Comparison Table SRAM-DRAM

SRAM - Static Random Access Memory

DRAM - Dynamic Random Access Memory

| Characteristics | SRAM                           | DRAM                          |
|-----------------|--------------------------------|-------------------------------|
| Power           | Low (no refresh req)           | High (periodic refresh)       |
| SPEED           | fast (10-50 ns access time)    | Slower (50-100 ns)            |
| Cost            | High ( $\text{₹}/\text{bit}$ ) | Low ( $\text{₹}/\text{bit}$ ) |
| Volatility      | non Volatile                   | Volatile                      |
| Capacity        | Less                           | more                          |
| Density         | Low                            | High                          |
| Use             | Cache memory                   | Main memory                   |

#### Influence Usage

- ① Cache-memory: SRAM fast access time and low power makes it ideal
- ② Main-memory: DRAM high density and low cost makes suitable for main memory
- ③ Embedded system: SRAM low power & volatility suitable for IOT devices

④ Gaming Console : DRAM high bandwidth and low cost makes it suitable

⑤ Server & Datacenter : DRAM high Capacity & Low cost

Trade off →

Speed vs Cost : SRAM faster speed comes at higher cost

Power vs density : DRAM higher density come with more power

Volatility vs Cost : SRAM non volatility comes at higher cost

∴ The decision btw SRAM & DRAM depends upon on trade off btw performance, cost and power consumption for high speed low latency SRAM is preferred

for large Capacity storage with lower cost is preferred